Industries based on MOS technology now play a prominent role in the developed and the developing world. More importantly, MOS technology drives a large proportion of innovation in many technologies. It is likely that the course of technological development depends more on the capability of MOS technology than on any other technical factor. Therefore, it is worthwhile investigating the nature and limits of future improvements to MOS fabrication. The key to improved MOS technology is reduction in feature size. Reduction in feature size, and the attendant changes in device behavior, will shape the nature of effective uses of the technology at the system level. This paper reviews recent, and historical, data on feature scaling and device behavior, and attempts to predict the limits to this scaling. We conclude with some remarks on the system-level implications of feature size as the minimum size approaches physical limits.
]Introduction
It is always difficult to predict the future; few attempts to do so have met with resounding success. One remarkable example of successful prediction is the exponential increase in complexity of integrated circuits, first noted by Gordon E. Moore. As we contemplate the ongoing evolution of this great technology, many questions arise: Can the trend continue? Will single-chip systems attain levels of complexity that render present system architectures unworkable [1]? Will digital techniques completely replace analog methods [2]? The answers to these questions depend critically on the properties of the individual transistors that provide the essential active functions, without which no interesting system behavior is possible. Integrated-circuit density is increased by a reduction in the size of elementary features of the underlying structures; therefore, any discussion of the capabilities of future technologies must rely on an understanding of how the properties of transistors evolve as the transistors' dimensions are made smaller.
Elsewhere [3], we described the factors that limit how small an MOS transistor can be and still operate properly. That discussion will not be repeated here, but I will outline the major issues:
1. For the device current to be primarily controlled by the gate, the device should not be punched through;
that is, the sum of the source and drain depletion layers should be less than the geometric channel length. As a direct consequence of this requirement, the bulk doping must increase as dimensions are decreased. 2. Increasing the bulk doping has two important consequences: a. Junction breakdown voltage is lowered. b. A larger electric field is required in the gate oxide to obtain a given change in surface potential.
Because of 2a, the operating voltage must be reduced. So that sufficient electric field can be obtained with a lower operating voltage, the gate oxide must be made thinner. Thus, it is inevitable that, as the minification process is continued, both drain depletion layer and gate oxide will become thin enough that electron tunneling through them will become comparable with other device currents. In 1971, when our original study [3] was written, we described a device of 0.15 micrometer (~z) channel length, having a 50 Angstrom (A) gate oxide. Although we were confident that a device of this size could be made to work, we were not at all sure that smaller devices could be made viable.
Over the ensuing 22 years, feature sizes have evolved from 6 to 0.6 #, and the trend shows no sign of abating [4] [5] [6] [7] [8] [9] [10] . In this paper, I shall examine what we have learned from the past 22 years of technology evolution, and shall discuss to what extent these same trends may continue into the future. I shall conclude that we can safely count on at least one more order of magnitude of scaling, with a concomitant increase in both density and performance. Several of the conclusions of this study were reached independently by Hu [11].
Scaling Approach
In figure 1, I have plotted the historic trend of gateoxide thickness tox as a function of l, the minimum feature size of the process. The trend can be expressed accurately as tox = 210/0.77 where the feature size is in/z, and the gate-oxide thickness is in ,~. This observation suggests that it may be fruitful to express all important process parameters as powers of the feature size, and to determine whether there is a scaling of this form that allows sensible process evolution to dimensions well below 0.1 ~. To prevent the gate oxide thickness from becoming thinner than a single atomic layer, I have chosen a scaling of the form tox = max (2101 °'77, 140l °'55) (1) This expression is plotted as the solid line in figure 1 . In reviewing the historic trend, it is clear that we expressed previously [3] more concern with gate-oxide tunneling than has been justified by the experience accumulated through the intervening years. It is conceivable that I am repeating the same bit of paranoia here. In any case, if oxide thickness continues to decrease at the present rate, the resulting devices will be somewhat more capable than those I present.
The oxide thickness and feature size together determine the gate-oxide capacitance Cg of a minimumsized device:
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The historic trend in supply voltage V is shown in figure 2 . This trend is not as smooth as the trend in oxide thickness, due to the long period of standardization at 5 volts (V). It is clear, however, that modern Fig. 1 . Gate-oxide thickness as a function of feature size. The solid circles are production processes in silicon-gate technology, starting in 1970. Triangles are processes reported in the literature. Solid squares are the two most advanced devices described in our previous study [3] . The solid is the analytic expression used in this study (equation (1)).
